Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, soi and thin film structures

Method of forming vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, soi and thin film structures

US Patent 7217606 · Granted May 15, 2007

Estimated economic value: $2,539,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photosensitive imaging devices and associated methods2024
Process module for increasing the response of backside illuminated photosensitiv2019
Photosensitive imaging devices and associated methods2019
Process module for increasing the response of backside illuminated photosensitiv2019
Methods of forming memory devices with isolation structures2019
Clamped avalanche photodiode2019
Backside illuminated image sensor2018
Three dimensional imaging utilizing stacked imager devices and associated method2018
Process of manufacturing an open pattern inductor2018
Photosensitive imaging devices and associated methods2018
DRAM with nanofin transistors2018
Photosensitive imaging devices and associated methods2017