{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method of generating test patterns to efficiently screen inline resistance delay defects in complex ASICs", "item": "https://www.patentleaderboard.com/patent/7216280"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating test patterns to efficiently screen inline resistance delay defects in complex ASICs

Method of generating test patterns to efficiently screen inline resistance delay defects in complex ASICs

US Patent 7216280 · Granted May 8, 2007

Estimated economic value: $9,099,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating root cause candidates for yield analysis2019
Circuit defect diagnosis based on sink cell fault models2019
Identifying the defective layer of a yield excursion through the statistical ana2019
Dynamic design partitioning for diagnosis2018
Generating root cause candidates for yield analysis2016
Canonical forms of layout patterns2016
Dynamic design partitioning for diagnosis2016
Dynamic design partitioning for scan chain diagnosis2016
Test access mechanism for diagnosis based on partitioning scan chains2015
Root cause distribution determination based on layout aware scan diagnosis resul2015
Fault diagnosis based on design partitioning2014
Test access mechanism for diagnosis based on partitioining scan chains2013