Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event upset hardened circuitry without sensitivity to overshoot and/or undershoot conditions

Single event upset hardened circuitry without sensitivity to overshoot and/or undershoot conditions

US Patent 7215135 · Granted May 8, 2007

Estimated economic value: $15,063,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory (ROM) architecture with selective encoding2017
One-time programmable memory cell2015
Programmable diode array for high density OTP application2015
One-time programmable memory cell2011
Digital single event transient hardened register using adaptive hold2009
Error recovery in asynchronous combinational logic circuits2008
Single event hardening of null convention logic circuits2005
System level hardening of asynchronous combinational logic2004
Digital leakage compensation circuit2002
Method for analyzing and efficiently reducing signal cross-talk noise2000
Method for analyzing and efficiently eliminating timing problems induced by cros1999