Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event hardening of null convention logic circuits

Single event hardening of null convention logic circuits

US Patent 6937053 · Granted Aug 30, 2005

Estimated economic value: $7,643,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory (ROM) architecture with selective encoding2017
One-time programmable memory cell2015
Programmable diode array for high density OTP application2015
Neutron detector cell efficiency2013
One-time programmable memory cell2011
Circuit architecture for radiation resilience2010
Use of non-volatile memory to perform rollback function2010
Dual redundant dynamic logic2010
Digital single event transient hardened register using adaptive hold2009
Digital single event transient hardened register using adaptive hold2009
Voting scheme for analog signals2009
Error recovery in asynchronous combinational logic circuits2008