Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating bottom electrodes of stacked capacitor memory cells and method for cleaning and drying a semiconductor wafer

Method for fabricating bottom electrodes of stacked capacitor memory cells and method for cleaning and drying a semiconductor wafer

US Patent 7208095 · Granted Apr 24, 2007

Estimated economic value: $386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for detecting change in species in an environment2018
Etch release residue removal using anhydrous solution2017
Systems and methods for detecting change in species in an environment2017
Systems and methods for detecting change in species in an environment2017
PIN diode with nanoclusters2017
Etching trenches in a substrate2015
Method for etched cavity devices2014
Method for fabricating a capacitor2011
Method for cleaning a semiconductor wafer2009
Method and apparatus for characterizing a recess located on a surface of a subst2008
Enhanced megasonic based clean using an alternative cleaning chemistry2007
Method for forming a capacitor for an integrated circuit and integrated circuit2007