Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual port PLD embedded memory block to support read-before-write in one clock cycle

Dual port PLD embedded memory block to support read-before-write in one clock cycle

US Patent 7206251 · Granted Apr 17, 2007

Estimated economic value: $5,538,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Suspension perfume diffuser2024
Method and terminal for identifying barcode2024
First-in-first-out memory with dual memory banks2016
Negative bit line driver circuitry2016
Memory arbitration circuitry2014
Programmable addressing circuitry for increasing memory yield2013
Dual port PLD embedded memory block to support read-before-write in one clock cy2012
Reading and writing data to a memory cell in one clock cycle2010
Using dedicated read output path to reduce unregistered read access time for a F2010
Dual port random-access-memory circuitry2010
Write margin calculation tool for dual-port random-access-memory circuitry2010
Dual port PLD embedded memory block to support read-before-write in one clock cy2010