Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using dedicated read output path to reduce unregistered read access time for a FPGA embedded memory

Using dedicated read output path to reduce unregistered read access time for a FPGA embedded memory

US Patent 7715271 · Granted May 11, 2010

Estimated economic value: $7,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for re-programmable hardware in autonomous vehicles2025
Suspension perfume diffuser2024
Method and terminal for identifying barcode2024
Edge devices utilizing personalized machine learning and methods of operating th2023
Technologies for re-programmable hardware in autonomous vehicles2023
Techniques for preventing voltage tampering of security control circuits2022
Technologies for re-programmable hardware in autonomous vehicles2021
Automated loading services for computer assisted or autonomous driving vehicles2021
Methods and apparatus for reducing power consumption in memory circuitry by cont2019
Apparatus and method for security in an integrated circuit2019
Memory elements with dynamic pull-up weakening write assist circuitry2017
First-in-first-out memory with dual memory banks2016