Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › MOS transistor and ESD protective device each having a settable voltage ratio of the lateral breakdown voltage to the vertical breakdown voltage

MOS transistor and ESD protective device each having a settable voltage ratio of the lateral breakdown voltage to the vertical breakdown voltage

US Patent 7202527 · Granted Apr 10, 2007

Estimated economic value: $477,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buried power rails integrated with decoupling capacitance2025
Chip separation supported by back side trench and adhesive therein2025
Semiconductor chip having a crack stop structure2025
Apparatus and method for detecting a state of a road surface2025
III-N diodes with n-doped wells and capping layers2025
Semiconductor device and method for manufacturing a plurality of semiconductive 2025
Semiconductor structure and method for forming a semiconductor structure2025
ESD protection for multi-die integrated circuits (ICs) including integrated pass2025
Variable capacitance device with multiple two-dimensional electron gas (2DEG) la2024
Device for detecting water on a surface and a method for detecting water on a su2023
Group III-nitride Schottky diode2023
Group III-nitride silicon controlled rectifier2022