Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming floating gate transistors

Methods of forming floating gate transistors

US Patent 7192829 · Granted Mar 20, 2007

Estimated economic value: $2,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and 2021
Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and 2018
System and method for integrated circuits with cylindrical gate structures2017
System and method for integrated circuits with cylindrical gate structures2016
Method and structure for fabricating smooth mirrors for liquid crystal on silico2016
System and method for integrated circuits with cylindrical gate structures2015
Hybrid integrated semiconductor tri-gate and split dual-gate FinFET devices and 2015
Surrounding stacked gate multi-gate FET structure nonvolatile memory device2014
System and method for integrated circuits with cylindrical gate structures2014
Split dual gate field effect transistor2013
Array architecture for embedded flash memory devices2013
Surrounding stacked gate multi-gate FET structure nonvolatile memory device2013