Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for processor power state aware distribution of lowest priority interrupt

Mechanism for processor power state aware distribution of lowest priority interrupt

US Patent 7191349 · Granted Mar 13, 2007

Estimated economic value: $17,337,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for memory resource control using memory resource partitioning and mo2025
Broadcasting power limiting management responses in a processor-based system in 2025
Hierarchical power estimation and throttling in a processor-based system in an i2025
Time synchronization of collecting and reporting power events between hierarchic2025
Throttle control circuits for throttling activity in processing segment circuits2025
Converting telemetry values into common data formats in a processor-based system2025
Dynamic power management for SoC-based electronic devices2025
Integrated circuits (IC) chips including throttle request accumulate circuits fo2025
Integrated circuits (IC) chips including throttle request accumulate circuits fo2025
Merging of power events related to estimated power consumption of different devi2025
Address-range memory mirroring in a computer system, and related methods2024
Methods, apparatus, and instructions for user-level thread suspension2024