Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of estimating routing delays during the placement process in programmable logic devices

Methods of estimating routing delays during the placement process in programmable logic devices

US Patent 7185299 · Granted Feb 27, 2007

Estimated economic value: $8,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for implementing a circuit design for an integrated circuit2011
Method and apparatus for facilitating signal routing within a programmable logic2010
Method and apparatus for implementing a circuit design for an integrated circuit2008
Method and apparatus for facilitating signal routing within a programmable logic2007
Method and apparatus for testing routability2005
Method and apparatus for placement of input-output design objects into a program2003
Placement of input-output design objects into a programmable gate array supporti2001