Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient implementation of timers in a multithreaded processor

Efficient implementation of timers in a multithreaded processor

US Patent 7178005 · Granted Feb 13, 2007

Estimated economic value: $12,266,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network health monitor within a coarse grained reconfigurable architecture proce2025
Wireless ear buds with proximity sensors2025
Handling interrupts from a virtual function in a system with a reconfigurable pr2025
Method for migrating CPU state from an inoperable core to a spare core2025
Peer-to-peer route through in a reconfigurable computing system2025
Scannable memory array and a method for scanning memory2025
Non-uniform memory interleaving processor2024
Optical over-the-air peer to peer communication for XR devices2024
Non-uniform memory interleave method2024
Control of variable-focus lenses in a mixed-reality device for presbyopes2024
Swapping roles between untethered wirelessly connected devices2024
Optical attenuation via switchable grating2024