Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating known good dies from packaged integrated circuits

Method of fabricating known good dies from packaged integrated circuits

US Patent 7174627 · Granted Feb 13, 2007

Estimated economic value: $1,313,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stackable layer containing ball grid array package2014
Vertically stacked pre-packaged integrated circuit chips2011
Stackable layer containing ball grid array package2011
Field programmable gate array utilizing dedicated memory stacks in a vertical la2011
Vertically stacked pre-packaged integrated circuit chips2011
Stacked microelectronic layer and module with three-axis channel T-connects2010
Ball grid array package format layers and structure2010
Field programmable gate array utilizing dedicated memory stacks in a vertical la2010
Field programmable gate array incorporating dedicated memory stacks2007
Field programmable gate array with a variably wide word width memory2005
Method and apparatus for connecting vertically stacked integrated circuit chips2004
Stackable microcircuit layer formed from a plastic encapsulated microcircuit2004