Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a semiconductor device having an elevated source/drain

Method of fabricating a semiconductor device having an elevated source/drain

US Patent 7172944 · Granted Feb 6, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device, method of testing the same and method of operating 2019
Multiple well bias memory2015
Semiconductor device, method of adjusting load capacitance for the same, and sem2013
Semiconductor devices and methods of manufacturing the same2013
Methods of manufacturing semiconductor devices2013
Method of improving gate resistance in a memory array2010
Semiconductor device having silicide thin film and method of forming the same2008
Methods of fabricating semiconductor devices having insulating layers with diffe2008
Unitary interconnection structures integral with a dielectric layer and fabricat2007
Methods of fabricating semiconductor devices having gate insulating layers with 2006
Semiconductor device having elevated source/drain2006
Methods for fabricating metal silicide structures using an etch stopping capping2004