Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Various methods and apparatuses to track failing memory locations to enable implementations for invalidating repeatedly failing memory locations

Various methods and apparatuses to track failing memory locations to enable implementations for invalidating repeatedly failing memory locations

US Patent 7168010 · Granted Jan 23, 2007

Estimated economic value: $17,655,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing machine with secure matrix space2025
Parallel instruction demarcator2025
Systems, methods, and apparatuses for heterogeneous computing2024
Secure matrix space with partitions for concurrent use2024
Computing machine using a matrix space and matrix pointer registers for matrix a2023
Systems, methods, and apparatuses for heterogeneous computing2023
Systems, methods, and apparatuses for heterogeneous computing2022
Secure matrix space with partitions for concurrent use2022
Instruction length based parallel instruction demarcator2021
Systems, methods, and apparatuses for heterogeneous computing2021
Subsystem-based SoC integration2020
Systems, apparatuses, and methods for performing delta decoding on packed data e2020