Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for testing configuration memory cells in programmable logic devices (PLDS)

Method and device for testing configuration memory cells in programmable logic devices (PLDS)

US Patent 7167404 · Granted Jan 23, 2007

Estimated economic value: $6,558,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Partial chain reconfiguration for test time reduction2025
Compression-based scan test system2025
Test-time optimization with few slow scan pads2025
Scan compression through pin data encoding2024
Scan compression through pin data encoding2023
Integrated circuit including at least one configurable logic cell capable of mul2010
Configuration memory structure2007
Architecture for programmable logic device2006
Programmable logic devices providing reduced power consumption2006
Programmable logic device with reduced power consumption2006
Look-up table apparatus to perform two-bit arithmetic operation including carry 2005
Low power clock distribution scheme2005