Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for testing an integrated circuit using multiple test modes

System for testing an integrated circuit using multiple test modes

US Patent 7165198 · Granted Jan 16, 2007

Estimated economic value: $537,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, method, and apparatus for tracking turning information2020
Method for pooling hepatocytes2018
Multi-port DRAM architecture for accessing different memory partitions2014
System and method for determining size and size distribution of magnetic nanopar2014
System and method for determining size and size distribution of magnetic nanopar2014
Method and system including plural memory controllers and a memory access contro2013
System and method for fusion of image pairs utilizing atmospheric and solar illu2012
Decontamination and/or cleaning of fragile materials2011
Integrated circuit2010
Semiconductor device chip, semiconductor device system, and method2010
Decontamination system2009
Loop-back method for measuring the interface timing of semiconductor devices wit2008