Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated header switch with low-leakage PMOS and high-leakage NMOS transistors

Integrated header switch with low-leakage PMOS and high-leakage NMOS transistors

US Patent 7164291 · Granted Jan 16, 2007

Estimated economic value: $14,105,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Corneal topography measurement and alignment of corneal surgical procedures2025
Method and system for latch-up prevention2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2023
Method and system for latch-up prevention2023
Frequency locked loops and related circuits and methods2022
Method and system for latch-up prevention2020
Method and apparatus of dual threshold clock control2020
Method and apparatus of dual threshold clock control2020
Standard cell circuitries2019
Dynamic power meter with improved accuracy and single cycle resolution2019