Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory bus within a coherent multi-processing system having a main portion and a coherent multi-processing portion

Memory bus within a coherent multi-processing system having a main portion and a coherent multi-processing portion

US Patent 7162590 · Granted Jan 9, 2007

Estimated economic value: $1,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for performing operations on capability metadata2022
Apparatus and method for managing capability metadata2021
System and method for load distribution in a network2020
Support apparatus and method for processing data and using hardware support for 2019
Cryptographic support instructions2017
Store-exclusive instruction conflict resolution2017
Contention management for a hardware transactional memory2016
Secure mechanism to switch between different domains of operation in a data proc2015
Data processing apparatus and method for analysing transient faults occurring wi2015
Cryptographic support instructions2015
Computing system and method for controlling the execution of a decision process 2015
Issue policy control within a multi-threaded in-order superscalar processor2015