Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Zero-overhead loop operation in microprocessor having instruction buffer

Zero-overhead loop operation in microprocessor having instruction buffer

US Patent 7159103 · Granted Jan 2, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Debug trace of cache memory requests2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Integrated circuit transaction redundancy2025
Localized and relocatable software placement and NoC-based access to memory cont2025
Adaptive integrated programmable device platform2025
Network-on-chip architecture for handling different data sizes2025
NoC routing in a multi-chip device2025
Chip bump interface compatible with different orientations and types of devices2025
Synchronization of system resources in a multi-socket data processing system2025
Hardware support for software event collection2024
NoC buffer management for virtual channels2024
System and method for secure deconstruction sensor in a heterogeneous integratio2024