Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values

Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values

US Patent 7149878 · Granted Dec 12, 2006

Estimated economic value: $3,328,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositions and methods related to aptamer-based reversible cell selection2025
Defined composition gene modified T-cell products2025
Bispecific chimeric antigen receptors and encoding polynucleotides, vectors and 2025
Transgene genetic tags and methods of use2025
Random cache line refill2012
Software programmable hardware state machines2012
Multithreading microprocessor with optimized thread scheduler for increasing pip2012
Thread instruction fetch based on prioritized selection from plural round-robin 2011
Transaction selector employing transaction queue group priorities in multi-port 2011
Bifurcated transaction selector supporting dynamic priorities in multi-port swit2011
Three-tiered translation lookaside buffer hierarchy in a multithreading micropro2011
Interface with credit-based flow control and sustained bus signals2011