Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current mode logic scheme and circuit for matchline sense amplifier design using constant current bias cascode current mirrors

Current mode logic scheme and circuit for matchline sense amplifier design using constant current bias cascode current mirrors

US Patent 7149845 · Granted Dec 12, 2006

Estimated economic value: $1,954,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory module with persistent calibration2025
Method of RRAM write ramping voltage in intervals2025
Memory device and repair method with column-based error code tracking2025
RRAM process integration scheme and cell structure with reduced masking operatio2025
Memory module with dedicated repair devices2025
Boosted writeback voltage2025
Protocol for refresh between a memory controller and a memory device2025
Unsuccessful write retry buffer2025
Memory-integrated neural network2024
Deterministic operation of storage class memory2024
Memory component with error-detect-correct code interface2024
Techniques for initializing resistive memory devices by applying voltages with d2024