Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoder for memory data bus

Decoder for memory data bus

US Patent 7149143 · Granted Dec 12, 2006

Estimated economic value: $1,954,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge pump apparatus, a memory integrated circuit and methods of power supply2015
Data controlled power supply apparatus2011
Data controlled power supply apparatus2008
Memory decoder and data bus for burst page read2007
Data controlled programmable power supply2006
Flash memory data bus for synchronous burst read page2006
Flash memory data bus for synchronous burst read page2006
Method and apparatus for providing a preselected voltage to test or repair a sem2005
Temperature-compensated output buffer circuit2005
Voltage converter system and method having a stable output voltage2005
Synchronous up/down address generator for burst mode read2005
Automatic reference voltage regulation in a memory device2005