Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of a smart decoding scheme for fast synchronous read in a memory system

Method and apparatus of a smart decoding scheme for fast synchronous read in a memory system

US Patent 7143257 · Granted Nov 28, 2006

Estimated economic value: $29,421,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems of utilizing analog to digital converter (ADC) for multiply-2025
Methods and systems of cell-array programming for neural compute using flash arr2024
Temperature compensated common counter ADC method for neural compute2023
Method for analog in-memory compute for neural networks2023
Memory device and systems and methods for selecting memory cells in the memory d2017
Selecting memory cells using source lines2015
Nonvolatile semiconductor memory apparatus2008
Functional register decoding system for multiple plane operation2006
Functional register decoding system for multiple plane operation2006
Group erasing system for flash array with multiple sectors2005
Group erasing system for flash array with multiple sectors2005
Suspend-resume programming method for flash memory2005