Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoder arrangement of a memory cell array

Decoder arrangement of a memory cell array

US Patent 7123537 · Granted Oct 17, 2006

Estimated economic value: $46,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory structure, programming method and reading method therefor, and memory con2011
Method and apparatus to control sensing time for nonvolatile memory2009
Memory structure, programming method and reading method therefor, and memory con2008
Method for memory data storage by partition into narrower threshold voltage dist2008
High density mask ROM having flat-type bank select2005
MROM memory cell structure for storing multi level bit information2003
Compact integrated circuit with memory array2003
Method of erasing a non-volatile memory2003
Process and integrated circuit for a multilevel memory cell with an asymmetric d2003
Method of fabricating mask read only memory2002
Method for fast programming of EPROMS and multi-level flash EPROMS2001
Electrically programmable semiconductor device with multi-level wordline voltage2001