Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-port memory testing method utilizing a sequence folding scheme for testing time reduction

Multi-port memory testing method utilizing a sequence folding scheme for testing time reduction

US Patent 7117409 · Granted Oct 3, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electromagnetic interference (EMI) shielding in optical sensors2025
Processing elements array that includes delay queues between processing elements2025
Accessing circuit of memory device and operation method about reading data from 2023
Hardware structure aware adaptive learning based power modeling method and syste2023
Deep neural networks (DNN) hardware accelerator and operation method thereof2023
Memory transaction-level modeling method and system2019
Memory controlling method and memory system2018
Data error-detection system and data error-detection method thereof2015
Method for testing through-silicon-via2015
Double through silicon via structure2014
Method for testing through-silicon-via and the circuit thereof2013
Multiplication circuit and de/encryption circuit utilizing the same2013