Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay-locked loop (DLL) integrated circuits that support efficient phase locking of clock signals having non-unity duty cycles

Delay-locked loop (DLL) integrated circuits that support efficient phase locking of clock signals having non-unity duty cycles

US Patent 7109760 · Granted Sep 19, 2006

Estimated economic value: $4,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Substituted N(-methyl-D3)pyridazine-3-carboxamide or M-(methyl-D3)-nicotinamide 2025
Duty-cycle matched differential clock divider circuit2025
Voltage regulator with enhanced transient regulation and low-power sub regulator2024
Multi-phase laser driver techniques2023
Fractional divider2021
Voltage regulator circuit with correction loop2020
Quality factor compensation in microelectromechanical system (MEMS) gyroscopes2020
Quality factor estimation for resonators2019
Proportional-to-supply analog current generator2015
Circuits and methods for providing clock signals2014
Delay chain integrated circuits having binary-weighted delay chain units with bu2007
Delay-locked loop (DLL) integrated circuits having binary-weighted delay chain u2006