Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies

Processor and data cache with data storage unit and tag hit/miss logic operated at a first and second clock frequencies

US Patent 7100012 · Granted Aug 29, 2006

Estimated economic value: $13,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, apparatuses, and methods for a hardware and software system to automati2020
Using control flow data structures to direct and track instruction execution2018
Systems, apparatuses, and methods for a hardware and software system to automati2017
Systems, apparatuses, and methods for a hardware and software system to automati2015
Processor having execution core sections operating at different clock rates2015
Tracking mechanism coupled to retirement in reorder buffer for indicating sharin2014
Method and apparatus for assigning thread priority in a processor or the like2014
Processor having execution core sections operating at different clock rates2013
Replay instruction morphing2013
Method and apparatus for assigning thread priority in a processor or the like2011
Method and apparatus for assigning thread priority in a processor or the like2011
Mechanism for estimating and controlling di/dt-induced power supply voltage vari2010