Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-jitter clock for test system

Low-jitter clock for test system

US Patent 7093177 · Granted Aug 15, 2006

Estimated economic value: $82,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test systems and methods for integrated circuit devices2010
Test and diagnosis of semiconductors2010
Scan stream sequencing for testing integrated circuits2008
Programmable multi-function module for automatic test equipment systems2008
Reduced pin count test method and apparatus2008
Method and apparatus for use of high sampling frequency A/D converters for low f2007
Diagnostic process for automated test equipment2007
Non-deterministic protocol packet testing2007
Tester system having a multi-purpose memory2007
Test system algorithmic program generators2006
Circuit and method for distributing events in an event stream2006
Circuit testing with ring-connected test instrument modules2006