Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient stacking of antifuses in semiconductor device

Area efficient stacking of antifuses in semiconductor device

US Patent 7087975 · Granted Aug 8, 2006

Estimated economic value: $198,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wall installation connection box unit with a functional surface body2024
Wall installation connection box unit with an extension sleeve2023
Sanitary wall installation connection box unit having an electric line feed-thro2023
Wall installation connection box unit2023
Memory cell device and method for operating a memory cell device2022
Memory cell device and method for operating a memory cell device2021
Pull-out hose device having a fluid connector and sanitary shower2020
Memory device and methods for controlling a memory assist function2019
Electrical device and fabrication method2016
Wordline activation2015
Electrical device and fabrication method2012
Fuse device2012