Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Substrate via layout to improve bias humidity testing reliability

Substrate via layout to improve bias humidity testing reliability

US Patent 7081672 · Granted Jul 25, 2006

Estimated economic value: $1,209,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Carrier boat for die package flux cleaning2025
Semiconductor chip having stepped conductive pillars2025
Semiconductor chip having stepped conductive pillars2024
Integrated circuit product customizations for identification code visibility2022
Multi-RDL structure packages and methods of fabricating the same2021
Multi-RDL structure packages and methods of fabricating the same2020
Multiple layer printed circuit board with unplated vias2014
Package configuration and manufacturing method enabling the addition of decoupli2010
Semiconductor package having discrete non-active electrical components incorpora2010
Package configuration and manufacturing method enabling the addition of decoupli2009
Ball grid array assignment2008
Robust high density substrate design for thermal cycling reliability2008