Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mechanism for self-initiated instruction issuing and method therefor

Mechanism for self-initiated instruction issuing and method therefor

US Patent 7080241 · Granted Jul 18, 2006

Estimated economic value: $4,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallel slice processor having a recirculating load-store queue for fast deallo2024
Instruction handling for accumulation of register results in a microprocessor2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Instruction streaming using state migration2022
Dynamic update of the number of architected registers assigned to software threa2022
Thread transition management2022
Multiple streams execution for hard-to-predict branches in a microprocessor2021
Thread-based organization of slice target register file entry in a microprocesso2021
Parallel slice processor having a recirculating load-store queue for fast deallo2021
Independent mapping of threads2021
Instruction handling for accumulation of register results in a microprocessor2021
Check pointing of accumulator register results in a microprocessor2021