Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for implementing a power down in a memory device

Methods and apparatus for implementing a power down in a memory device

US Patent 7079441 · Granted Jul 18, 2006

Estimated economic value: $183,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic, random-access memory with hidden memory scrubbing2025
Row hammer mitigation2025
Quad-channel DRAM2025
Buffered dynamic random access memory device2025
Memory component with input/output data rate alignment2025
Memory component with programmable data-to-clock ratio2025
Data-buffer controller/control-signal redriver2025
Joint command dynamic random access memory (DRAM) apparatus and methods2024
Interconnect based address mapping for improved reliability2024
Buffered dynamic random access memory device2024
Low power memory control with on-demand bandwidth boost2024
Memory component with input/output data rate alignment2024