Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating an integrated semiconductor circuit to prevent formation of voids

Method for fabricating an integrated semiconductor circuit to prevent formation of voids

US Patent 7078313 · Granted Jul 18, 2006

Estimated economic value: $183,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photolithographic patterning process using a carbon hard mask layer of diamond-l2008
Method for production of a semiconductor structure2006
Method for filling depressions in a surface of a semiconductor structure, and a 2004
Method for forming an insulator having a low dielectric constant on a semiconduc2004
Method for filling trenches in integrated semiconductor circuits2004
Method for forming a trench in a semiconductor substrate2004
Method of filling gaps on a semiconductor wafer2003
Semiconductor device structure with hydrogen-rich layer for facilitating passiva2002
Deposition of various base layers for selective layer growth in semiconductor pr2002
Dielectric filling of electrical wiring planes2002
Gapfill of semiconductor structure using doped silicate glasses2000
Low temperature reflow dielectric-fluorinated BPSG2000