Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and arrangements to enhance a bus

Methods and arrangements to enhance a bus

US Patent 7069477 · Granted Jun 27, 2006

Estimated economic value: $5,894,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integral inlet port assembly2021
Memory access to a dual in-line memory module form factor flash memory2013
Airflow barriers for efficient cooling of memory modules2012
Method for correlating processor usage to customer billing in an on-demand serve2011
Memory downsizing in a computer memory subsystem2011
Workload apportionment according to mean and variance2011
Directing interrupts to currently idle processors2010
Providing independent clock failover for scalable blade servers2009
Method and apparatus for detecting a presence of a device2008
Low cost and high RAS mirrored memory2007
Low cost and high RAS mirrored memory2004
USB-based networking and I/O hub2003