Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing shared and non-shared access to memory in a system with plural processor coherence domains

Providing shared and non-shared access to memory in a system with plural processor coherence domains

US Patent 7069306 · Granted Jun 27, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chassis servicing and migration in a scale-up NUMA system2025
Application of a default shared state cache coherency protocol2024
System and method for scalable hardware-coherent memory nodes2023
Application of a default shared state cache coherency protocol2023
System and method for facilitating hybrid hardware-managed and software-managed 2023
Cache coherency management for multi-category memories2023
Systems and methods for aggregate bandwidth and latency optimization2021
Method and system for shared direct access storage2021
Selective disabling of hardware-based cache coherency and enforcement of softwar2021
Data processing apparatuses and methods to support transferring control between 2020
Systems and methods for dynamically modifying coherence domains2020
Workload management system and process2019