Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for characterizing a delay locked loop

Method and apparatus for characterizing a delay locked loop

US Patent 7068085 · Granted Jun 27, 2006

Estimated economic value: $1,742,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pulse detection in microelectronic devices, and related devices, systems, and me2024
Systems and techniques for jitter reduction2024
On-chip device testing circuit that generates noise on power bus of memory devic2024
Memory with post-packaging master die selection2024
Time to digital circuitry with error protection scheme2023
Glitch detection in microelectronic devices, and related devices, systems, and m2023
Memory with adjustable TSV delay2023
Deterministic jitter generator with controllable probability distribution2022
Memory with TSV health monitor circuitry2022
Memory with adjustable TSV delay2021
Methods and apparatuses of a two-phase flip-flop with symmetrical rise and fall 2021
Electronic device with a timing adjustment mechanism2021