Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce the power consumption of large PLAs by clock gating guided by recursive shannon decomposition of the and-plane

Method to reduce the power consumption of large PLAs by clock gating guided by recursive shannon decomposition of the and-plane

US Patent 7065732 · Granted Jun 20, 2006

Estimated economic value: $13,743,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlled release injectable ondansetron formulations2025
Volt-var device monitor2023
Disaggregated computer system2021
Voltage rating validator for advanced metering2021
Volt-VAR device monitor2021
System and method for identifying idle resources in communication endpoints2021
Three-port memory cell and array for in-memory computing2021
Systems and methods for efficient updating of an analysis mesh2020
Detection and auto-correction of talk path problems in communication sessions2019
Dissemination of quality of service information in a distributed environment2018
System and method to prevent polling overload for detection of presence informat2017
Method to identify extrinsic SRAM bits for failure analysis based on fail count 2017