Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Triggered back-to-back diodes for ESD protection in triple-well CMOS process

Triggered back-to-back diodes for ESD protection in triple-well CMOS process

US Patent 7064358 · Granted Jun 20, 2006

Estimated economic value: $178,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tamper detection arrangement for integrated circuits2016
Tunable protection system for integrated circuits2015
Method and apparatus for creating and managing waiver descriptions for design ve2015
Consistency check in device design and manufacturing2013
Triggered silicon controlled rectifier for RF ESD protection2012
Triggered silicon controlled rectifier for RF ESD protection2009
Method for forming an ESD protection circuit2007
Fully silicided NMOS device for electrostatic discharge protection2007
Electrostatic discharge protection device with complementary dual drain implant2006
Electrostatic discharge protection device with complementary dual drain implant2006
Electrostatic discharge protection device with complementary dual drain implant2006
Electrostatic discharge protection device with complementary dual drain implant2006