Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output cells for a double data rate (DDR) memory controller

Input/output cells for a double data rate (DDR) memory controller

US Patent 7062625 · Granted Jun 13, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Disaggregated memory appliance having a management processor that accepts reques2019
Method and apparatus for detecting or correcting multi-bit errors in computer me2017
System and method for allocating data in memory array having regions of varying 2016
Apparatus and method for accessing non-overlapping portions of memory according 2015
Modular bed frame end board2014
Method and apparatus for dynamically configurable multi level error correction2014
System and method for accessing distinct regions of memory using multiple mappin2013
Method and apparatus for improving small write performance in a non-volatile mem2013
System and method for mixed-mode SDRAM address mapping2013
Method and apparatus for parallel ECC error location2012
Reactive placement controller for interfacing with banked memory storage2012
Reactive placement controller for interfacing with banked memory storage2012