Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting or correcting multi-bit errors in computer memory systems

Method and apparatus for detecting or correcting multi-bit errors in computer memory systems

US Patent 9703625 · Granted Jul 11, 2017

Estimated economic value: $9,047,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Disaggregated memory appliance having a management processor that accepts reques2019
Dynamically updating class instances based on class definition changes2017
System and method for allocating data in memory array having regions of varying 2016
Most activated memory portion handling2016
Method and system for re-ordering bits in a memory system2016
Method and apparatus for memory power reduction2015
Method and apparatus for dynamically configurable multi level error correction2014
Method and apparatus for improving small write performance in a non-volatile mem2013
Method and apparatus for parallel ECC error location2012
Sequentially calling groups of multiple communication devices based on user-spec2012
Reactive placement controller for interfacing with banked memory storage2012
Reactive placement controller for interfacing with banked memory storage2009