Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bump layout on silicon chip

Bump layout on silicon chip

US Patent 7061117 · Granted Jun 13, 2006

Estimated economic value: $1,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Broom and dustpan set2025
Broom and dustpan set2025
Broom and dustpan set2025
System and method of managing monitoring signals associated with fans of informa2024
Data storage device carrier system2019
Illumination system2016
Data storage device carrier system2015
Integrating the formation of I/O and core MOS devices with MOS capacitors and re2014
Method of fabricating a sealing structure for high-k metal gate2013
Integrating the formation of I/O and core MOS devices with MOS capacitors and re2012
Sealing structure for high-K metal gate2012
Method for making a semiconductor device having metal gate stacks2011