Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-run selective pattern and etch wafer process

Multi-run selective pattern and etch wafer process

US Patent 7060626 · Granted Jun 13, 2006

Estimated economic value: $6,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microfluidic channel structure and method2025
Device integration schemes leveraging a bulk semiconductor substrate having a <12025
Semiconductor structure with frontside port and cavity features for conveying sa2025
Compound-semiconductor waveguides with airgap cladding2025
High electron mobility transistor devices having a silicided polysilicon layer2025
Integration of compound-semiconductor-based devices and silicon-based devices2025
Field effect transistor with buried fluid-based gate and method2025
Switches in bulk substrate2025
Semiconductor structure including photodiode-based fluid sensor and methods2025
Contact-over-active-gate transistor structures with contacts landed on enlarged 2025
High electron mobility transistor devices having a silicided polysilicon layer2025
Multi-channel transistor2024