Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and architecture for reducing the power consumption for memory devices in refresh operations

Method and architecture for reducing the power consumption for memory devices in refresh operations

US Patent 7057960 · Granted Jun 6, 2006

Estimated economic value: $4,118,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mobile ophthalmoscope2024
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
IC with test structures and e-beam pads embedded within a contiguous standard ce2021
IC with test structures and E-beam pads embedded within a contiguous standard ce2021
Method for processing a semiconductor wafer using non-contact electrical measure2020
IC with test structures embedded within a contiguous standard cell area2020
Process for making semiconductor dies, chips, and wafers using in-line measureme2020
Methods for processing a semiconductor wafer using non-contact electrical measur2019
Integrated circuit containing first and second DOEs of standard Cell Compatible,2019