Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock distribution architecture having clock and power failure protection

Clock distribution architecture having clock and power failure protection

US Patent 7051235 · Granted May 23, 2006

Estimated economic value: $5,078,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System memory board subsystem using DRAM with integrated high speed point to poi2009
System memory board subsystem using DRAM with stacked dedicated high speed point2008
Dynamic memory throttling for power and thermal limitations2008
Clock distribution architecture with spread spectrum2008
Variable memory refresh rate for DRAM2007
Dynamic memory throttling for power and thermal limitations2006
Redundant clock synthesizer2006
Memory subsystem including memory modules having multiple banks2006
Circuit topology for high-speed memory access2005
Double data rate (DDR) data strobe receiver2005
Method and apparatus for detecting valid clock signals at a clock receiver circu2004
Bi-directional output buffer2004