Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a memory transistor array utilizing insulated word lines as gate electrodes

Method of fabricating a memory transistor array utilizing insulated word lines as gate electrodes

US Patent 7049180 · Granted May 23, 2006

Estimated economic value: $847,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile ferroelectric storage element and devices comprising them2025
Curable reactive silicone composition, cured product thereof and uses of composi2025
Material supply system, a storage medium storing a program for a material supply2024
Organopolysiloxane composition for forming pressure sensitive adhesive layer, an2024
Device monitoring device and device monitoring method2024
Photosensitive resin composition, photosensitive resin film, printed wiring boar2024
Wound body, core body for wound body, combination of wound body and support shaf2024
Transmission device monitoring system2024
Reversible recording medium and exterior member2024
Organopolysiloxane composition for forming pressure sensitive adhesive layer, an2024
Curable composition and method for producing curable composition2024
Method for producing silicone-based adhesive2023