Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory clock slowdown synthesis circuit

Memory clock slowdown synthesis circuit

US Patent 7042263 · Granted May 9, 2006

Estimated economic value: $78,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualizing hardware processing resources in a processor2025
Compute task state encapsulation2025
Generalized acceleration of matrix multiply accumulate operations2025
Techniques to power balance multiple chips2025
Application programming interface to wait on matrix multiply-accumulate2025
Leveraging low power states for fault testing of processing cores at runtime2024
User-defined metered priority queues2024
Loss-scaling for deep neural network training with reduced precision2023
Generalized acceleration of matrix multiply accumulate operations2023
Generalized acceleration of matrix multiply accumulate operations2023
Generalized acceleration of matrix multiply accumulate operations2023
Generalized acceleration of matrix multiply accumulate operations2023