Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming means for dynamic specifications of cache management preferences

Programming means for dynamic specifications of cache management preferences

US Patent 7039760 · Granted May 2, 2006

Estimated economic value: $4,743,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hierarchical ring-based interconnection network for symmetric multiprocessors2024
Memory migration within a multi-host data processing environment2024
Hierarchical ring-based interconnection network for symmetric multiprocessors2023
DRAM caching storage class memory2023
Multifunction communication interface supporting memory sharing among data proce2022
Completion logic performing early commitment of a store-conditional access based2022
Speculative bank activate dynamic random access memory (DRAM) scheduler2022
Information handling system with immediate scheduling of load operations2021
Translation invalidation in a translation cache serving an accelerator2021
Managing efficient selection of a particular processor thread for handling an in2021
Speculative bank activate dynamic random access memory (DRAM) scheduler2021
Integrated circuit and data processing system supporting address aliasing in an 2021