Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay-matched ASIC conversion of a programmable logic device

Delay-matched ASIC conversion of a programmable logic device

US Patent 7038490 · Granted May 2, 2006

Estimated economic value: $3,557,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote programming systems and methods for programmable logic devices2025
Programmable look-up table systems and methods2025
Fast boot systems and methods for programmable logic devices2023
Fast boot systems and methods for programmable logic devices2021
Digital signal processing block architecture for programmable logic device2013
Soft error upset hardened integrated circuit systems and methods2011
Redundant configuration memory systems and methods2010
Soft error upset hardened integrated circuit systems and methods2010
Power management for integrated circuits such as programmable logic devices2010
Redundant configuration memory systems and methods2009
Programmable logic device with enhanced logic block architecture2009
Power management systems and methods for programmable logic devices2009