Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a low voltage gate oxide layer and tunnel oxide layer in an EEPROM cell

Method of forming a low voltage gate oxide layer and tunnel oxide layer in an EEPROM cell

US Patent 7037786 · Granted May 2, 2006

Estimated economic value: $29,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-camera stereoaerophotogrammetry using UAV sensors2022
Method and apparatus of light control using microlens arrays2021
Method for estimating the geographical latitude, longitude and elevation of a mo2013
Method and system for incorporating high voltage devices in an EEPROM2012
Method and system for incorporating high voltage devices in an EEPROM2012
Circuit to control voltage ramp rate2010
Method and system for incorporating high voltage devices in an EEPROM2009
Method and system for incorporating high voltage devices in an EEPROM2009
Circuit to control voltage ramp rate2009
SONOS memory array with improved read disturb characteristic2008
Self-aligned non-volatile memory cell2008
Self-aligned non-volatile memory cell2005